We study the energy relaxation times (T 1 ) of superconducting transmon qubits in 3D cavities as a function of dielectric participation ratios of material surfaces. This surface participation ratio, representing the fraction of electric field energy stored in a dissipative surface layer, is computed by a two-step finite-element simulation and experimentally varied by qubit geometry. With a clean electromagnetic environment and suppressed non-equilibrium quasiparticle density, we find an approximately proportional relation between the transmon relaxation rates and surface participation ratios. These results suggest dielectric dissipation arising from material interfaces is the major limiting factor for the T 1 of transmons in 3D cQED architecture. Our analysis also supports the notion of spatial discreteness of surface dielectric dissipation.
We study the energy relaxation times (T 1 ) of superconducting transmon qubits in 3D cavities as a function of dielectric participation ratios of material surfaces. This surface participation ratio, representing the fraction of electric field energy stored in a dissipative surface layer, is computed by a two-step finite-element simulation and experimentally varied by qubit geometry. With a clean electromagnetic environment and suppressed non-equilibrium quasiparticle density, we find an approximately proportional relation between the transmon relaxation rates and surface participation ratios. These results suggest dielectric dissipation arising from material interfaces is the major limiting factor for the T 1 of transmons in 3D cQED architecture. Our analysis also supports the notion of spatial discreteness of surface dielectric dissipation.
Circuit quantum electrodynamics (cQED) systems have emerged as promising platforms for quantum information processing, powered by dramatic improvement of the coherence times of superconducting qubits over the past decade 1 . Such an improvement has been the result of collective efforts in multiple aspects 2 , such as suppression of charge noise and flux noise 3 , better control of the electromagnetic environment 4 , elimination of deposited dielectric materials 2 , development in surface treatment 5 , dilution of surface effects by expanding field volume 4 , and improved filtering and shielding against stray radiation 6 . However, it has been difficult to quantify how much each of these individual measures contribute to the overall improvement. As a result, it remains elusive what the dominant limiting factors are for the coherence of state-of-theart superconducting qubits such as the 3D and planar transmons.
The superior lifetimes (T 1 ) of qubits with larger footprints 4 or with more advanced surface preparation 5 strongly suggest the important role of dielectric dissipation 7 from material surfaces. In this letter, we quantitatively extract surface dielectric dissipation in transmon qubits through a combined experimental and numerical study. We find that surface dielectric dissipation is probably still the major limiting factor for T 1 of transmons in 3D cQED architecture, and so far there is no indication of additional loss mechanisms (up to the level of Q ∼ 10 7 ) under our experimental condition. Our analysis also indicates that surface loss for a sub-micrometer area cannot be captured by a uniform loss tangent model, consistent with the hypothesis of discrete dissipation from a small number of microscopic two-level states (TLS) [7] [8] [9] [10] [11] . Relaxation of superconducting qubits or resonators can be caused by many dissipative channels such as dielectric loss, conductive loss, and radiation into free space 2 . Dielectric loss can be further decomposed into contributions from various materials or components, so that:
where T 1 , Q and ω are the relaxation time, quality factor (for energy decay) and angular frequency of the qubit or resonator, Γ 0 is the relaxation rate induced by nondielectric channels, Q i = 1/ tan δ i is the quality factor of the i th material with a dielectric constant of i (with tan δ known as the loss tangent), and p i is its participation ratio defined as the fraction of electric field energy stored within the volume of this material.
Crystalline substrates of cQED devices often store a large fraction of electric field energy (p i ∼ 90%), but reportedly show very small loss tangent (tan δ i < 10 −6 for bulk sapphire 12 and silicon 2 ). On the other hand, if a microscopic layer of contaminants such as oxide, adsorbed water or organics forms at the metal-substrate (MA), substrate-air (SA) and metal-air (MA) interfaces 13, 14 , they have much smaller p i but may still induce significant dissipation with a large tan δ i on the order of 10 −3 -10 −2 . Previous studies [15] [16] [17] [18] have found a positive correlation between the quality factors of planar resonators and their feature sizes which can be used to vary p i . However, a quantitative test of Eq. (1) has been challenging due to the presence of other energy relaxation channels (Γ 0 ) that have not been fully under control.
Here we study the energy relaxation time, T 1 , of transmon qubits as a function of surface dielectric participation ratio, p i . Strong suppression of radiation loss is achieved by implementing the 3D cQED architecture 4 where the 3D cavity enclosure provides a clean electromagnetic environment free of spurious modes. The cavity Q and qubit-cavity detuning are sufficiently large to avoid any appreciable Purcell effect. Qubit relaxation due to non-equilibrium quasiparticles can be estimated and suppressed by monitoring and controlling quasiparticle decay time [19] [20] [21] . Furthermore, transmons are less sensitive to vortex ac loss than linear resonators because most inductive energy is stored in the Josephson junction rather than the electrodes subjected to vortex penetration. Suppression of these relaxation channels allows us to vary the qubit geometry to change p i by more than an order of magnitude, making quantitative comparison of surface dielectric loss in different devices viable.
Each qubit in this study is composed of a single Al/AlO x /Al Josephson junction and a pair of electrodes forming a shunting capacitor. We report T 1 measured ). An exception is that Design C has multiple variations with the dimensions g = w ranging from 1.5 µm to 30 µm. For convenience, we define "leads" as the portion of the electrodes with widths 1 µm or smaller, which only appears in direct connection to the junction in all our designs, as shown in dark brown. The rest of the electrodes wider than 1 µm are called "pads" and shown in lighter grey. (e) Schematic of the standard 3D cQED setup. Transmon qubits are installed in rectangular waveguide cavities and coupled to the TE101 mode for control and readout.
with standard techniques for four different geometric designs of transmons as shown in Fig. 1 . All devices are fabricated on sapphire substrates with identical processes of shadow-mask evaporation and lift-off 22 , and therefore are assumed to have the same loss tangent for the same type of surfaces. All devices have qubit frequency ω/2π ≈ 6 GHz and cavity frequency ω c /2π ≈ 9 GHz.
Full electromagnetic simulation of surface participation ratio of transmon qubits faces significant numerical challenges due to the large span of length scales. One may attempt to model transmon electrodes and any dissipative interface layers as 2D films, and infer p i from a surface integral of electric field energy. However, such an integral is divergent towards the edge of the films 23 . This divergence is avoided only when the material thicknesses are fully accounted for, as was done in a cross-sectional simulation of transmission line resonators 13, 14 . Without a similar translational symmetry, a proper calculation of p i for a transmon qubit generally requires simulation of 3D field distribution in mm-sized space with sub-nm resolution in critical regions, far exceeding practical computation capacities.
To overcome the numerical challenges, we employ a two-step simulation technique by combining a coarse 3D simulation of the entire qubit-cavity system [ Fig. 2(a) ] and fine simulations of representative local regions [ Fig. 2(b, c) ]. A significant part of the surface participation is associated with regions with highly concentrated electric field such as the edges of the electrodes and the leads near the junction. We argue that the electric field distribution in these regions should have a local scaling property independent of the electromagnetic boundary conditions far away. These scaling properties can be obtained from simulations of local regions with sub-nm resolution and subsequently applied to the global simulation to compute the surface participation ratios 22 . We assume thicknesses of t = 3 nm and dielectric constants of = 10 for all lossy interfaces for easy comparison with a previous simulation of planar resonators 14 . Using different assumptions here would rescale the participation ratios but not change our conclusions qualitatively.
Our simulation shows that a significant contribution to surface participation arises from the region around the junction leads less than 100 nm away from the junction itself [ Fig. 3(a) ]. This contribution is mostly independent of electrode geometry, and can be dominant for devices with relatively small surface participation 22 . However, if surface dielectric dissipation originates from a discrete set of TLS with density similar to junction defects 7,24-26
, it is most likely that such a small volume of macroscopically lossy material contains no resonant TLS and thus appear dissipationless. This motivates us to introduce a dimensional cutoff and exclude the participation contribution from this near-junction region. We choose to set this cutoff at a distance of 1 µm from the junction, but any choice on the order of 100 nm to 10 µm does not affect the total participation significantly because the participation contribution from this intermediate region of the electrode leads is insignificant [ Fig. 3(a) ]. The resultant total p M S from the rest of the MS surface is approximately proportional to the measured 1/T 1 for all our devices [ Fig. 3(b) ]. Similarly, we also observe p M A and p SA proportional to 1/T 1 .
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The proportionality between qubit decay rate and surface participation ratios strongly suggests surface dielectric loss as the dominant relaxation mechanism for all transmons in this study. Based on Eq. (1), any geometryindependent dissipation mechanism is expected to induce a constant relaxation rate Γ 0 to all our devices. If we were to include the near-junction contribution (as noted above) in p M S , a linear fit of our data to Eq. (1) would produce an unphysical negative y-interception [ Fig. 3(b) ]. This reinforces the notion of spatial discreteness of surface loss and the necessity of a cutoff. After implementing the cutoff, we see a very small residual qubit decay rate (3 ± 1 ms −1 ), which can be fully explained by the magnitude of quasiparticle dissipation and vortex ac loss as we noted previously. Therefore there is no evidence of any geometry-independent loss mechanisms, such as from the crystalline substrate or the Josephson junction itself, that limit transmon lifetimes on the level of Q ∼ 10
7 . The absence of loss from the junction may be a result of the small junction size (0.04 µm 2 ) so that no resonant junction defects are encountered in this study. We also note that surface loss mechanisms consistent with our observed geometric scaling should not be viewed strictly due to impurity or defect-like TLS. Potential alternative mechanisms closely related to surface electric field energy, such as phonon radiation due to surface piezoelectricity 27, 28 , may also be broadly included in the surface dielectric loss in this analysis.
We cannot determine which of the three surfaces are the dominant contributor based on these data alone, because all three participation ratios change approximately in proportion when the qubit geometry is varied [ Fig. 3(c) ]. We can determine a weighted sum of the loss tangents of the three surfaces, tan δ M S + 1.2 tan δ SA + 0.1 tan δ M A = (2.6 ± 0.1) × 10 −3 . To extend our analysis to distinguish different interfaces, one generally needs to go beyond a planar layout of transmon electrodes, for example by incorporating striplines or microstrips.
We have further calculated or estimated p M S for reported planar and 3D transmons from the literature 5, [29] [30] [31] [32] [33] [34] [35] [36] [37] , and Fig. 4 shows the Q factors or T 1 's of some of these devices as a function of p M S . All data points with a single-step aluminum lift-off process similar to ours fall near or below the surface-loss line of tan δ = 2.6 × 10 −3 (red dashed line), consistent with the surface dielectric loss determined in this study. We believe similarly-fabricated qubits performing substantially worse than this surface-loss line are limited by other mechanisms. Early generation of planar transmons may incur losses due to non-equilibrium quasiparticles or lossy components of the device package 29 , and the 3D "vertical" transmons 34 may be severely limited by conduction loss across the cavity seam 38 . Several recent studies used subtractively-patterned Planar qubits w/ lift-o Al: Houck et al. 29 Geerlings et al. 37 Chow et al. 30 Riste et al.
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3D Qubits w/ lift-off Al:
This study Riste et al. 32 Heeres et al. 34 Planar qubits w/ etched MBE Al: Kelly et al. 35 Barends et al. 5 Planar qubits w/ etched TiN (on Si): Chang et al. 36 Rigetti et al. 31 
FIG. 4.
Transmon lifetime vs. MS surface participation ratio for selected literature data. Open symbols represent various 3D and planar transmons fabricated with the single-step aluminum lift-off process similar to this study. Filled symbols represent transmons with electrode pads fabricated with etch processes to preserve clean MS surface. The vertical axes represent qubit quality factors or the equivalent T1 at ω/2π = 6 GHz. The bottom axis shows pMS in a reversed log scale. The top axis shows the equivalent interdigitated capacitor pitch width of a planar qubit for corresponding pMS, a helpful alternative unit of surface participation.
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MBE aluminum 5 or TiN 36 films for transmon electrodes. These processes were intended for preserving pristine MS interface, and subsequent improvement of T 1 suggests MS interface may indeed play an important role in the total surface loss. We find several data points for these qubits (the leftmost filled symbols) above our tan δ = 2.6×10 −3 line at relatively high p M S , confirming higher surface quality than have been measured in this present study. However, these surface improvements have not been fully translated into the best possible performance for devices with lower p M S , as indicated by their surface-loss bounds (blue and green dashed lines in Fig. 4) . It suggests the presence of other dissipation channels yet to be fully suppressed in these high-material-quality planar qubits. These devices also include shadow-mask evaporated junction leads with lower quality surfaces that can have appreciable surface participation and limit qubit T 1 .
Looking forward, further advance of coherence times of superconducting qubits will hinge on a combination of improving material surface quality and further reducing surface participation ratios. The state-of-the-art planar transmons have implemented large-sized planar capacitors 30, 35 to reduce surface participation, yielding substantial gains in qubit lifetimes. One may naively expect that millimeter-sized 3D transmons may have smaller p i by orders of magnitude and make dielectric loss irrelevant. The present study shows this is not the case. Furthermore, our simulations find that merely engineering larger and more-separated electrodes will incur significant p i from the metal leads required to wire up the Josephson junction. Nevertheless, substantial further reduction of surface participation in qubits can be achieved by more complex three-dimensional designs such as deepetched 39 or suspended structures 40 . With no hard limit in sight, innovative low-participation designs and improved surface quality, together with modest progress in suppressing non-equilibrium quasiparticles, are expected to bring another order of magnitude increase in the lifetime of transmon qubits.
We thank R. W. Participation ratios embody a convenient method to account for dissipative loss in dielectric systems. The participation ratio of a certain material or component of the circuit can be calculated by integrating electric field energy in an electromagnetic simulation of the exact model of the device. However, from typical adaptive-mesh simulation techniques, it is very difficult to produce convergent values of total field energy stored in thin surface layers in a 3D qubit-cavity system due to the disparity of length scales. To address this challenge, we introduce a two-step simulation technique to calculate participation ratios for three different material surfaces-metal-substrate (MS), substrate-air (SA), and metal-air (MA)-for a variety of 3D transmon qubit designs. The results of simulated surface participation ratios and measured lifetimes for these qubits (used for Fig. 3 and 4 of the main text) are listed in Table S1 . In this section, we describe the simulation methods used to obtain these results.
We use a commercial high-frequency electromagnetic solver (Ansys HFSS) to simulate the entire qubit-cavity system on a µm-to-mm scale [ Fig. S1(a) ], where the aluminum film and surface dielectric layers are modeled as 2D sheets with zero thickness. The Josephson junction and the aluminum leads very close to the junction (within 1 µm) are modeled as a lumped element. This simulation is carried out at the qubit frequency, and similar to those routinely done for black-box quantization of cQED systems
1 . It provides the overall electric field distribution on a coarse scale (∼ µm), but does not accurately reflect the highly-concentrated fields at electrode edges or near narrow leads approaching the junction that are critical to the total surface participation ratios. To take into account the field distribution in these regions and supplement the global simulation, we perform additional local electrostatic simulations (using Ansys Maxwell) with sub-nm resolution.
For convenience, we divide the surface dielectric layers in a transmon qubit into two regions: 1) those associated with the large "pads," metal traces > 1 µm wide intended to form the external shunting capacitor of the transmon, and 2) those associated with the narrow "leads," metal traces ≤ 1 µm wide that are used to wire-up the junction with the pads. Such definitions are straightforward for MS and MA surfaces in direct contact with the electrodes. For the SA surface, we associate SA dielectric within 1 µm of lead edges with the "leads," and the remainder with the "pads."
In this study we mostly vary the geometry of the pads to vary the total surface participation ratio. The observed changes in T 1 , largely correlated with pad surface participation, highlight their importance. However, in our analysis we also explicitly calculate surface participation from the leads. This contribution has not been considered before in various implicit applications of surface participation analysis of planar resonators to Josephson-junction qubits 2,3 .
TABLE S1. Results of simulated surface participation ratios and measured lifetimes of transmon qubits. Participation ratios are multiplied by 10 −4 , and calculated by summing over contributions from various regions of the surfaces as shown for pMS for example. Starred "pi total" excludes contribution from the region within 1 µm from the junction. Measured T1's are listed for individual devices, with the uncertainty representing one standard deviation of its fluctuation over time. 
A. Surfaces associated with the electrode pads
The electrode pads are the large structures of the transmon qubits that determine qubit-cavity coupling and are often close to a millimeter in size. Despite their large area, the majority of the electric field energy stored in their associated surfaces exists near the edges of the pads. Approximation of the electrode pads and surface dielectric layers as 2D sheets, a necessary step in full-scale simulations, results in divergent integrals for total field energy at these edges.
To avoid this divergence, we first divide the electrode pads and the associated MS and MA surfaces into "perimeter regions" and "interior regions" [ Fig. S1(a,b) ] with their boundary set at a constant distance (x 0 , typically 1 µm) from the edge. (The SA surface can be similarly divided by a contour at a constant distance x 0 from the outside of the edge. The treatment of the SA surface is otherwise analogous to that of MS.) In a global coarse 3D simulation, electric field in the interior regions does not have sharp variations, and therefore easily converges to spatial distributions that we may immediately record as E MA (x, y) and E MS (x, y) at the top and bottom surfaces of the electrode pads respectively. We use these field distributions to calculate the surface participation associated with the interior region of the pads (denoted by the subscript "int"):
where i = MS or MA, and U tot is the total electric field energy in the entire space (dominated by energy in the substrate and vacuum). Here we have multiplied the field integral by the assumed thickness of the surface layer, t = 3 nm, further assuming that the electric field is uniform across that thickness.
The perimeter regions can be described by a spatial coordinate (x, y, z) as shown in Fig. S1(a,b) , where the y-axis winds around the edges of the pads, remaining tangent. We further divide the perimeter regions into two halves. Energy in the half adjacent to the edge (0 < x < x 0 /2) fails to converge, regardless of initial mesh parameters, following the adaptive mesh refinement process. The other half (x 0 /2 < x < x 0 ) can be made to converge using mesh parameters that are computationally accessible. The key concept to our strategy is to employ a constant ratio, , plotted for various boundary conditions, following the labeling convention of (a). The dashed black line marks x0 = 1 µm, the most common choice in our practice. This value strikes a balance between boundary condition insensitivity and computational ease.
or "scaling factor" F i , to convert the integrated field energy in the convergent half into that of the entire perimeter regions, so that
The spatial distribution of electric field in the perimeter region can be written using separation of variables as |E(x, y, z)| = C(y)f (x, z) in the limit of x, z → 0. This is because the electric field near a metal edge should have a local scaling property independent of distant electromagnetic boundary conditions. Here f (x, z) describes the edge scaling that can be applied to any cross section, independent of y. The actual form of f (x, z) depends on material thicknesses and dielectric constants and is difficult to derive analytically. However, we can compute f (x, z) in a 2D cross-sectional electrostatic simulation of an electrode pad, which focuses on the metal edge and takes account of the actual thicknesses of each material [ Fig. S1(b) ]. The reduced dimensionality allows for accurate computation of the field inside the surface layer using sub-nm spatial resolution. In this simulation we choose boundary conditions representative of the width of the pad (w) and the spatial separation between the opposing electrodes (g). Although such a cross-sectional simulation does not accurately reflect the boundary condition in 3D space, as we already noted, f (x, z) is independent of the distant boundary conditions as long as x, z g, w. As an illustration, f (x, −t/2) is shown in Fig. S2(a) for a few very different values of g and w.
For our devices with electrode pads typically 10 to 500 µm in their smallest dimension, and separations on about the same scale, the above edge scaling function f (x, z) is a very good approximation within the perimeter region for properly chosen x 0 . From f (x, z) we can calculate the scaling factor F i based on the ratios of integrated field energy within the cross section:
Scaling factors F MS for various extents of the perimeter region are shown in Fig. S2(b) . We limit our method in the regime of x 0 g, w, where F MS is insensitive to the values of g and w. In practice, we use x 0 = 1 µm for most of the pad structure (which are at least 10 µm in width and separation). Inserting these simulated scaling factors into Eq. (S2) allows one to arrive at p i,per . Within the stitching region, the cross-sectional energy density can be normalized by the bisector energy density to obtain an energy ratio f (x, z) that is independent of y, useful for finding p i,far from Eq. (S6).
B. Surfaces associated with the junction leads
A schematic of the Josephson junction and the leads is shown in Fig. S3(a) , where x-axis and y-axis are defined perpendicular and parallel to the leads, respectively. We divide the surfaces associated with the junction leads into three regions based on distance from the junction: the near region (|y| < 1 µm), the intermediate region (1 µm < |y| < 10 µm), and the far region (|y| > 10 µm). The surface participation ratios for these regions are denoted by p i,near , p i,mid and p i,far respectively (as shown in Table S1 ), where i = MS, MA or SA. The near region of the leads is not explicitly included in the global simulation. The intermediate and far regions are included in the global simulation, but the surface integration of field energy does not converge due to the influence of edges. A scaling factor solution akin to that in Section A demands x, z g, w, but the lead is too narrow and too close to the junction to satisfy this. We use a supplemental local 3D simulation of the junction leads as shown in Fig. S3(a) , which includes the thicknesses of all materials, to compute the surface participation of all three regions surrounding the leads.
This high-resolution local simulation is performed by applying an electrostatic voltage potential between the pair of leads across the junction. The boundary of the local simulation is set sufficiently far (typically 25 µm) to ensure the calculated field distribution E loc (x, y, z) in the the near and intermediate regions is not affected by the type of boundary condition used. The overall magnitude of electric field in this local simulation is arbitrarily set by the imposed voltage, and must be rescaled by a constant C to be consistent with the field scale of the global simulation from which U tot is obtained.
This constant C can be determined by comparing E loc (x, y, z) with the field distribution in the global simulation E gbl (x, y, z) in a selected overlapping region ("stitching extent") where both simulations are reliable. In particular, we choose the stitching extent as the center line of the leads in the 5 µm < |y| < 10 µm region [ Fig. S3(b) ]. Such a choice avoids the numerical imprecision of the global simulation in areas close to the junction or the edges. It also avoids any artificial boundary effects of the local simulation by remaining distant from the boundary. We confirmed the two simulations show consistent spatial dependence over this stitching extent, E gbl (0, y, 0) ∝ E loc (0, y, 0), and the constant C is computed from the ratio of the two.
Surface participation ratios for the near and intermediate regions of the leads can then be immediately calculated by integrating E loc (x, y, z) over the volume of interest. For example,
The surface participation ratios from the near and intermediate regions are expected to be independent of the design of the electrodes, and therefore show very little change among all the devices reported in this study (Table S1 ). On the other hand, Eq. S5 does not apply to lead energies in the far region, which is not fully included in the local simulation. To calculate p i,far we adopt a separation-of-variables approach by noting that |E glb (x, y, z)| = |E glb (0, y, 0)|f (x, z). Here f (x, z) describes the cross-sectional distribution of electric field in dimensionless units (normalized by the field magnitude at the center line of the lead) [ Fig. S3(a) ]. It can be obtained from the local simulation of the junction leads discussed above, which also confirms that f (x, z) is independent of y for y 1 µm. Therefore,
where the second integral effectively produces a constant factor that converts the electric field at a single point of the center line into energy per unit length along y. This factor is equal to 7.5 × 10 −15 m 2 for the typical lead width of 1 µm.
II. FABRICATION METHODS
Fabrication of qubits were performed using the Dolan bridge technique 4 on 430 um thick c-plane EFG sapphire wafers. After cleaning in acetone and methanol, the wafer was spun with a bilayer of e-beam resist consisting of 550 nm of MMA EL13 and 70 nm of PMMA A3, then baked at 175
• C. A 13 nm aluminum film was then evaporated as an anti-charging layer for electron beam lithography. Patterning of the qubit was done on a 100 kV VISTEC EBPG 5000+ e-beam writer. The anti-charging layer was removed with TMAH, and the wafer was subsequently developed for 55 seconds in 1:3 MIBK:IPA followed by a 10 second rinse in IPA. The wafer was then loaded into a Plassys e-beam evaporation system (MEB550S or UMS 300). After a 40 W Ar/O 2 3:1 plasma cleaning for 30 seconds, without breaking vacuum, a bi-layer of aluminum (20 nm and 60 nm) was deposited using double-angle evaporation. In between the two layers, the junction barrier was grown by thermal oxidation using a Ar/O 2 85%/15% mixture at 15 Torr for 12 minutes. Finally, the aluminum was capped with another oxide layer grown with the same mixture at 3 Torr for 10 minutes. After deposition, liftoff was performed in 60
• C NMP for several hours, then rinsed with acetone and methanol. Prior to dicing, a layer of photoresist was spun on the wafer to protect the qubits. After dicing in an ADT ProVecturs 7100 dicer, the resist was removed by rinsing in acetone and methanol.
III. QUBIT LIFETIME VS. SA & MA PARTICIPATION RATIOS
In the main text, we presented the linear relationship between qubit relaxation rates (1/T 1 ) and the MS surface participation ratio (p MS ). Since for all our qubit designs, MA, MS and SA surface participation ratios change approximately in proportion [ Fig. 3(b) of the main text], qubit 1/T 1 also shows similar linear relationship with p SA or p MA , as shown in Fig. S4 . Assuming SA or MA is the only lossy surface, linear fits to the two data sets indicate tan δ SA = 2.2 × 10 −3 or tan δ MA = 2.1 × 10 −2 respectively. Since any of the three surfaces can be responsible for the qubit relaxation, these values, together with tan δ MS = 2.6 × 10 −3 obtained from Fig. 3(a) of the main text, should be considered upper bounds for these dielectric surfaces. Furthermore, since a combination of the three has to explain the strongly-correlated changes in 1/T 1 , we conclude tan δ MS + 1.2 tan δ SA + 0.1 tan δ MA = (2.6 ± 0.1) × 10 −3 . Linear fits in Fig. S4(a,b) also give residual (geometry-independent) relaxation rates of 3 ± 1 ms −1 and 4 ± 1 ms −1 respectively, consistent with the value obtained from Fig. 3(a) .
IV. ESTIMATE OF SURFACE PARTICIPATION IN PLANAR QUBITS
In the main text, we placed a number of reported transmon qubits from literature on a diagram of T 1 versus p MS (Fig. 4) for comparison with devices in this study. For most planar transmons included in the figure, we do not have complete knowledge of the geometric parameters related to all aspects of their design (e.g. junction leads, coupling to the ground plane, device package, etc.) to perform a full-scale simulation. However, since surface participation ratios for most planar transmons are dominated by capacitor pads with approximate translational symmetry (i.e. having a longitudinal dimension much larger than the lateral dimension), we can estimate their p MS from cross-sectional simulations alone, similar to the previous work on CPW resonators 5, 6 . Horizontal error bars of ±15% represents uncertainties that can be caused by variations in parameters not captured in such a simulation. The planar capacitors that we have simulated fall into three styles: interdigitated capacitor (IDC) 3,7-9 , coplanar waveguide (CPW) 2,10 and coplanar capacitor (CPC) 11 . All three styles can be simulated in settings similar to Fig. S1 (b) with different choices of boundary conditions.
In the context of translation-symmetric planar structures, the surface participation ratios are predominantly controlled by the width (w) of the capacitor electrodes and the gap (g) between them. Assuming w and g are varied in proportion, the surface participation ratios are approximately inversely proportional to w or g. (More rigorously, p i ∝ ln ( w t * )/w, where t * is related to the thicknesses of the metal film (h) and the surface dielectric layers (t). For MS interface and for h = 80 nm, t = 3 nm, t * ≈ 8 nm.) Therefore, it is convenient to express (inverse) surface participation ratios in the form of an effective length scale, w ef f . We define w ef f , or "effective IDC pitch width", of a qubit under study as the width (w) of an IDC structure (with g=w) with identical metal-substrate participation ratio. This effective width has been used as the top axis in Fig. 4 of the main text, whose relationship to p MS is calibrated through cross-sectional simulations of IDC structures. We also find the surface participation of CPW and CPC structures with g = w are equivalent to IDC structures with w eff ≈ 1.3g in both cases. An advantage of using w eff is that surface participation ratios across different devices can be compared without assuming hypothetical thicknesses and dielectric constants of the surface dielectric layers.
The uncertainties of T 1 for these qubits reported from other institutions are based on the stated uncertainties, provided sample statistics, or the variations as a function of frequency (for frequency-tunable qubits).
